

# Low Power BiCMOS Dual Current Mode PWM

## FEATURES

- 150 $\mu$ A Startup Supply Current
- 2mA Operating Supply Current
- Operation to 1MHz
- Internal Soft Start
- Full-Cycle Fault Restart
- Internal Leading Edge Blanking of the Current Sense Signal
- 1 Amp Totem Pole Outputs
- 75ns Typical Response from Current Sense to Output
- 1.5% Tolerance Voltage Reference

## DESCRIPTION


The UCC3810 is a high-speed BiCMOS integrated circuit which implements two synchronized pulse width modulators for use in off-line and DC-to-DC power supplies.

The UCC3810 provides perfect synchronization between two PWMs by using the same oscillator. The oscillator's sawtooth waveform can be used for slope compensation if required.

Using a toggle flip flop to alternate between modulators, the UCC3810 ensures that one PWM will not slave, interfere, or otherwise affect the other PWM. This toggle flip flop also ensures that each PWM will be limited to 50% maximum duty cycle, insuring adequate off-time to reset magnetic elements.

This IC contains many of the same elements of the UC3842 current mode controller family, combined with the enhancements of the UCC3802, so that power supply parts count is minimized. These enhancements include leading edge blanking of the current sense signals, full cycle fault restart, CMOS output drivers, and outputs which remain low even when the supply voltage is removed.

## BLOCK DIAGRAM



UDG-92062-1

## ABSOLUTE MAXIMUM RATINGS


V <sub>CC</sub> Voltage (Note 3)	11V
V <sub>CC</sub> Current	20mA
OUT1, OUT2 Current, Peak, 5% Duty Cycle	±1A
OUT1, OUT2 Energy (Capacitive Load)	20μJ
Analog Inputs (FB1, FB2, CS1, CS2, SYNC)	-0.3V to 6.3V
Operating Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Note 1: All voltages are with respect to GND. All currents are positive into the specified terminals.

Note 2: Consult *Unitrode Integrated Circuits Product & Applications Handbook* for information regarding thermal specifications and limitations of packages.

Note 3: In normal operation, V<sub>CC</sub> is powered through a current limiting resistor. Absolute maximum of 11V applies when driven from a low impedance such that the V<sub>CC</sub> current does not exceed 20mA.

## CONNECTION DIAGRAM



**ELECTRICAL CHARACTERISTICS** Unless otherwise stated, these specifications apply for -55°C ≤ T<sub>A</sub> ≤ 125°C for UCC1810; -40°C ≤ T<sub>A</sub> ≤ 85°C for UCC2810; 0°C ≤ T<sub>A</sub> ≤ 70°C for UCC3810; V<sub>CC</sub> = 10V (Note 4); R<sub>T</sub> = 150k; C<sub>T</sub> = 120pF; No Load; T<sub>A</sub> = T<sub>J</sub>. All parameters are the same for both channels.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Reference Section</b>					
Output Voltage	T <sub>J</sub> = 25°C	4.925	5.000	5.075	V
Load Regulation	0mA < I <sub>REF</sub> < 5mA		5	25	mV
Line Regulation	UVLO Stop Threshold Voltage+0.5V < V <sub>CC</sub> < Shunt Voltage		7		mV
Output Voltage	Full temperature range, 0mA < I <sub>REF</sub> < 5mA	4.88	5.00	5.10	V
Output Noise Voltage	10Hz < f < 10kHz, T <sub>J</sub> = +25°C (Note 10)		235		μV
Long Term Stability	T <sub>A</sub> = +125°C, 1000 Hours (Note 10)		5		mV
Output Short Circuit Current		-5	-8	-25	mA
<b>Oscillator Section</b>					
Oscillator Frequency	R <sub>T</sub> = 30k, C <sub>T</sub> = 120pF (Note 5)	880	980	1080	kHz
Oscillator Frequency	R <sub>T</sub> = 150k, C <sub>T</sub> = 120pF (Note 5)	180	200	220	kHz
Temperature Stability	(Note 10)		2.5		%
Peak Voltage			2.5		V
Valley Voltage			0.05		V
Peak-to-Peak Amplitude		2.25	2.45	2.65	V
SYNC Threshold		0.80	1.65	2.00	V
SYNC Input Current	SYNC = 5V		30		μA
<b>Error Amplifier Section</b>					
FB Input Voltage	COMP = 2.5V	2.44	2.50	2.56	V
FB Input Bias Current				±1	μA
Open Loop Voltage Gain		60	73		dB
Unity Gain Bandwidth	(Note 10)		2		MHz
COMP Sink Current	FB = 2.7V, COMP = 1V	0.3	1.4	3.5	mA
COMP Source Current	FB = 1.8V, COMP = 4V	-0.2	-0.5	-0.8	mA
Minimum Duty Cycle	COMP = 0V			0	%
COMP Soft Start Rise Time	FB = 1.8V, Rise from 0.5V to REF-1V		5		ms

**ELECTRICAL CHARACTERISTICS (cont.)**

Unless otherwise stated, these specifications apply for  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$  for UCC1810;  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  for UCC2810;  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  for UCC3810;  $V_{CC} = 10\text{V}$  (Note 4);  $R_T = 150\text{k}$ ;  $C_T = 120\text{pF}$ ; No Load;  $T_A = T_J$ . All parameters are the same for both channels.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Current Sense Section</b>					
Gain	(Note 6)	1.30	1.55	1.80	V/V
Maximum Input Signal	COMP = 5V (Note 7)	0.9	1.0	1.1	V
CS Input Bias Current				±200	nA
CS to OUT Propagation Delay	CS steps from 0V to 1.2V, COMP = 2.5V		75		ns
CS Blank Time	(Note 8)		55		ns
CS Overcurrent Threshold		1.35	1.55	1.75	V
COMP to CS Offset	CS = 0V	0.65	0.95	1.25	V
<b>PWM Section</b>					
Maximum Duty Cycle	$R_T = 150\text{k}$ , $C_T = 120\text{pF}$	46	49	50	%
Maximum Duty Cycle	$R_T = 30\text{k}$ , $C_T = 120\text{pF}$	40	45	48	%
Minimum On Time	CS = 1.2V, COMP = 5V		130		ns
<b>Output Section</b>					
OUT Low Level	$I_{OUT} = 20\text{mA}$		0.12	0.42	V
	$I_{OUT} = 200\text{mA}$		0.48	1.10	V
	$I_{OUT} = 20\text{mA}$ , $V_{CC} = 0\text{V}$		0.7	1.20	V
OUT High Level ( $V_{CC} - OUT$ )	$I_{OUT} = -20\text{mA}$		0.15	0.42	V
	$I_{OUT} = -200\text{mA}$		1.20	2.10	V
OUT Rise Time	$C_{OUT} = 1\text{nF}$		20	50	ns
OUT Fall Time	$C_{OUT} = 1\text{nF}$		30	60	ns
<b>Undervoltage Lockout Section</b>					
Start Threshold		10.5	11.8	13.2	V
Stop Threshold		7.5	8.5	9.5	V
Start to Stop Hysteresis		1.7	3.2	4.7	V
ENABLE2 Input Bias Current	ENABLE2 = 0V	-20	-35	-55	μA
ENABLE2 Input Threshold Voltage		0.80	1.53	2.00	V
<b>Overall Section</b>					
Startup Current	$V_{CC} < \text{Start Threshold Voltage}$		0.15	0.25	mA
Operating Supply Current, Outputs Off	$V_{CC} = 10\text{V}$ , FB = 2.75V		2.0	3.0	mA
Operating Supply Current, Outputs On	$V_{CC} = 10\text{V}$ , FB = 0V, CS = 0V, $R_T = 150\text{k}$		3.2	5.1	mA
Operating Supply Current, Outputs On	$V_{CC} = 10\text{V}$ , FB = 0V, CS = 0V, $R_T = 30\text{k}$		8.5	14.5	mA
$V_{CC}$ Internal Zener Voltage	$I_{CC} = 10\text{mA}$ (Note 9)	11.0	12.9	14.0	V
$V_{CC}$ Internal Zener Voltage Minus Start Threshold Voltage		0.4	1.4		V

Note 4: Adjust  $V_{CC}$  above the start threshold before setting at 10V.

Note 5: Oscillator frequency is twice the output frequency. 
$$F_{osc} \approx \frac{4}{R_T \times C_T}$$

Note 6: Current Sense Gain A is defined by: 
$$A = \frac{\Delta V_{COMP}}{\Delta V_{CS}} \quad 0 \leq V_{CS} \leq 0.8\text{V}.$$

Note 7: Parameter measured at trip point of latch with FB = 0V.

Note 8: CS Blank Time is measured as the difference between the minimum non-zero on-time and the CS to OUT delay.

Note 9: Start Threshold Voltage and  $V_{CC}$  Internal Zener Voltage track each other.

Note 10: Guaranteed by design. Not 100% tested in production.

## PIN DESCRIPTIONS

**COMP1, COMP2:** The low impedance outputs of the error amplifiers.

**CS1, CS2:** The current sense inputs to the PWM comparators. These inputs have leading edge blanking. For most applications, no input filtering is required. Leading edge blanking disconnects the CS inputs from all internal circuits for the first 55ns of each PWM cycle. When used with very slow diodes or in other applications where the current sense signal is unusually noisy, a small current sense RC filter may be required.

**CT:** The timing capacitor of the oscillator. Recommended values of CT are between 100pF and 1nF. Connect the timing capacitor directly across CT and GND.

**ENABLE2:** A logic input which disables PWM 2 when low. This input has no effect on PWM 1. This input is internally pulled high. In most applications it can be left floating. In unusually noisy applications, the input should be bypassed with a 1nF ceramic capacitor. This input has TTL compatible thresholds.

**FB1, FB2:** The high impedance inverting inputs of the error amplifiers.

**GND:** To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together. However, use care to avoid coupling noise into GND.

**OUT1, OUT2:** The high current push-pull outputs of the PWM are intended to drive power MOSFET gates through a small resistor. This resistor acts as both a current limiting resistor and as a damping impedance to minimize ringing and undershoot.

**PWRGND:** To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together.

**REF:** The output of the 5V reference. Bypass REF to GND with a ceramic capacitor  $\geq 0.01\mu\text{F}$  for best performance.

**RT:** The oscillator charging current is set by the value of the resistor connected from RT to GND. This pin is regulated to 1V, but the actual charging current is  $10\text{V}/R_T$ . Recommended values of RT are between 10k and 470k. For a given frequency, higher timing resistors give higher maximum duty cycle and slightly lower overall power consumption. Supply current decreases with increased RT by the relationship:

$$\Delta I_{CC} = \frac{11\text{V}}{R_T}$$


For more information, see the detailed oscillator block diagram.

**SYNC:** This logic input can be used to synchronize the oscillator to a free running oscillator in another part. This pin is edge triggered with TTL thresholds, and requires at least a 10ns wide pulse. If unused, this pin can be grounded, open circuited, or connected to REF.

**VCC:** The power input to the IC. This pin supplies current to all functions including the high current output stages and the precision reference. Therefore, it is critical that VCC be directly bypassed to PWRGND with an  $0.1\mu\text{F}$  ceramic capacitor.

**DETAILED BLOCK DIAGRAMS**


**LEADING EDGE BLANKING and CURRENT SENSE**



This diagram shows how an external power stage is connected to the UCC3810. The gate of an external power N-channel MOSFET is connected to OUT through a small current limiting resistor. For most applications, a 10Ω resistor is adequate to limit peak current and also practical at damping resonances between the gate driver and the MOSFET input reactance. Long gate lead length increases gate capacitance and mandates a higher series gate resistor to damp the RLC tank formed by the lead, the MOSFET input reactance, and the UCC3810 driver output resistance.


The UCC3810 features internal leading edge blanking of the current sense signal on both current sense inputs. The blank time starts when OUT rises and continues for 55ns. During that 55ns period, the signal on CS is ignored. For most PWM applications, this means that the CS input can be connected to the current sense resistor as shown above. However, high speed grounding practices and short lead lengths are still required for good performance.

**OSCILLATOR**









The UCC3810 oscillator generates a sawtooth wave at CT. The sawtooth rise time is set by the resistor from RT to GND. Since RT is biased at 1V, the current in RT is 1V/RT. The actual charging current is 10 times higher. The fall time is set by an internal transistor on-resistance of approximately 100Ω. During the fall time, all outputs are off and the maximum duty cycle is reduced below 50%. Larger timing capacitors increase the discharge time and reduce frequency. However, the percentage maximum duty cycle is only a function of the timing resistor RT and the internal 100Ω discharge resistance.

**ERROR AMP OUTPUT STAGE**




The UCC3810 error amplifiers are operational amplifiers with low output resistance and high input resistance. The output stage of one error amplifier is shown above. This output stage allows the error amplifier output to swing close to GND and as high as one diode drop below 5V with little loss in amplifier performance.

TYPICAL CHARACTERISTICS



TYPICAL APPLICATION



UDG-94022